pcbx.tools

Find your conversion

Current support, including Siemens and Cadence schematic text, manufacturing packages and board CAD. Choose an input format to see its outputs.

Available routes use the shared EDA42 engine for supported file contents. Each result reports its limitations. Historical input adapters awaiting migration remain listed. PDF is export only.

In development — results may be incomplete or inaccurate.

KiCad

Board CAD

Board geometry and connections; schematics provide recognized component information.

Upload requirements and output details →

20 unavailable outputs

Altium Designer

Board CAD

Recognized board files can supply layout data; schematic and library files have more limited extraction.

Upload requirements and output details →

20 unavailable outputs

Eagle

Board CAD

XML boards, packages and source-defined connections; schematic information is more limited.

Upload requirements and output details →

20 unavailable outputs

EasyEDA Standard / Pro

Board CAD

Supported Standard files and recognized Pro boards; available geometry depends on the document variant.

Upload requirements and output details →

22 unavailable outputs

PADS Logic

Schematic & netlist

Recognized Logic ASCII parts and pin connections; sheet graphics and CAE decals are not reconstructed.

Upload requirements and output details →

33 unavailable outputs

PADS ASCII

Board CAD

Supported PADS Classic ASCII placements, simple decal copper padstacks, centered slots, explicit Value/MPN attributes, routing and pin connections. Verified source per-layer copper can be restored after native import loses layer differences; mask/paste, unsupported slots and unresolved geometry still limit output.

Upload requirements and output details →

22 unavailable outputs

OrCAD Capture

Schematic & netlist

Recognized component references from Capture schematics; board layout and pin connections are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

OrCAD Layout MAX

Board CAD

Recognized printable component references from a MAX database. Copper, pads and tracks are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Cadence Allegro

Board CAD

Recognized board files can supply layout data; text extracts provide limited component information.

Upload requirements and output details →

22 unavailable outputs

Siemens Xpedition

Kept as source

Original files are retained. Native board geometry is not extracted. Siemens text outputs are PADS ASCII, PADS Logic, ViewDraw and HyperLynx.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

ViewDraw

Schematic & netlist

Recognized instance REFDES attributes and named nets; sheet graphics and symbol libraries are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

CADSTAR

Board CAD

Recognized PCB archives can supply layout data; component extracts alone do not define a complete board.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Zuken CR-5000

Board CAD

Recognized PCF, FTF or schematic-ascii component and net names. Copper, pads and tracks are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

gEDA PCB

Board CAD

Supported PCB elements, pads, routing and named connections.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

gEDA gschem

Schematic & netlist

Recognized schematic instances and REFDES attributes; symbol graphics and unnamed wires are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

pcb-rnd

Board CAD

Recognized lihata elements and named nets. Copper, padstacks and styles are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

P-CAD ASCII

Board CAD

Supported board placements, padstyles, routing and source-defined pin connections.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Pulsonix

Schematic & netlist

Recognized PLX library names and component-like records. Native OLE boards are retained; copper is not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Protel / Autotrax

Board CAD

Recognized PCB FILE components, origin coordinates and net nodes. Tracks, pads and copper are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Fabmaster

Board CAD

Supported board extracts with packages, pads, routing and named connections.

Upload requirements and output details →

22 unavailable outputs

SOLIDWORKS PCB

Board CAD

Recognized PCB documents can supply board layout data; original documents are retained.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

DipTrace

Board CAD

Recognized board documents can supply layout data; component names alone are insufficient.

Upload requirements and output details →

20 unavailable outputs

Sprint Layout

Board CAD

Recognized printable component references from a Sprint Layout container. Copper, pads and tracks are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

LibrePCB

Board CAD

Recognized components, placements and some routes; package pads and complete pin connections are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Specctra DSN

Board CAD

Supported routing exchange geometry, placements, padstacks and named connections; no known board thickness.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

KiCad XML netlist

Schematic & netlist

Components and explicit pin connections; no board placement, routing or authored schematic drawing.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

DXF

Mechanical

Supported planar drawing geometry with explicit units; electrical meaning, thickness and drilled holes are not inferred.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

GenCAD

Board CAD

Recognized components, placements and some routes; complete package pads and pin connections are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

IDF

Mechanical

Recognized straight board outlines and placements; copper, drilled holes and board thickness are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

LTspice

Schematic & netlist

Recognized schematic components and drawing information; board layout and bound pin connections are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

PSpice / SPICE netlist

Schematic & netlist

Top-level SPICE elements and their nodes. Models, includes and simulation control are not evaluated.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Fritzing

Schematic & netlist

Recognized sketch instances and part references; copper, connectors and SVG views are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Horizon EDA

Board CAD

Recognized board packages, block reference designators, named nets and pool values. Copper, vias and padstacks are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

HyperLynx HYP

Schematic & netlist

Recognized HYP devices and net pins. Stack materials, padstacks and SI models are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

EDIF

Schematic & netlist

Recognized EDIF instances, designators and named nets. Symbol graphics and external libraries are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

HPGL

Manufacturing

Original plot commands are retained. Pen strokes are not reconstructed as board copper.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Proteus

Schematic & netlist

Recognized ISIS project containers and conservative reference designators. Layout copper and models are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

TARGET 3001!

Schematic & netlist

Recognized ASCII interface components and named signals. Native .T3001 copper is not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Barco DPF

Manufacturing

Original DPF plot text is retained. Flashes and polarity are not reconstructed as copper.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Allegro System Capture

Kept as source

Original CPM project settings are retained. Native SDAX schematic graphics are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Concept HDL / Design Entry HDL

Schematic & netlist

Recognized schematic $LOCATION references and SIG_NAME nets. Page graphics, symbols and hierarchy are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

DesignSpark PCB

Kept as source

Original DesignSpark OLE documents are retained. Native copper, symbols and placements are not reconstructed.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

STL

Mechanical

Original mesh files are retained; editable board geometry is not extracted.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

PLY

Mechanical

Original mesh files are retained; editable board geometry is not extracted.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

VRML

Mechanical

Original mesh files are retained; editable board geometry is not extracted.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

BREP

Mechanical

Original BREP solids are retained; editable board geometry is not extracted.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

glTF

Mechanical

Original glTF binaries are retained; editable board geometry is not extracted.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

SVG

Mechanical

Original SVG drawings are retained; editable board geometry is not extracted.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

IPC-2581

Manufacturing

Physical layers and drilling, plus explicit component placements and connections when present; no complete board reconstruction is implied.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

IPC-D-356

Schematic & netlist

Named test connections and source test coordinates; these do not define copper, footprints or board placement.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

ODB++

Manufacturing

Physical layers and drilling, plus explicit component placements and connections when present; no complete board reconstruction is implied.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

Gerber + Excellon

Manufacturing

Physical layer artwork and supplied drill files; component placement, connectivity and board thickness are not inferred.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

STEP

Mechanical

Original 3D files and recognized document information are retained; editable board geometry is not extracted.

Upload requirements and output details →

No generated outputs yet. The source remains in scope.

42 unavailable outputs

This list reflects current shared-engine routes. Download the format catalog. Shared EDA42 output choices. Engine availability does not certify complete fidelity.

Withdrawing consent stops future optional tracking. It does not recall data already sent to a provider. Privacy and data requests.

Cookie and provider details